


# Specifications/Constraints, missing Specs




20-MAR-2013 – E-O-M Workshop



Hawaii

# Particle Identification

## Barrel PID: Time of Propagation Counter (TOP)




## Endcap PID: Aerogel RICH (ARICH)





# Barrel PID: imaging

## Time of propagation (iTOP) counter



- Cherenkov ring imaging with precise time measurement.
- Reconstruct angle from two coordinates and the time of propagation of the photon
  - Quartz radiator ( $\sim 2\text{cm}$ )





Time distribution of signals recorded by one of the PMT channels: different for  $p$  and  $K$


# TOP (Barrel PID)




SL10 MCP-PMT



- Quartz radiator
  - $2.6\text{m}^L \times 45\text{cm}^W \times 2\text{cm}^T$
  - Excellent surface accuracy
- MCP-PMT
  - Hamamatsu 16ch MCP-PMT
    - Good TTS ( $<35\text{ps}$ ) & lifetime
    - Multialkali photo-cathode  $\rightarrow$  SBA
- Beam test in 2009
  - # of photons consistent
  - Good time resolution





# of photons





# Particle ID basis (TOP)

- Single photon timing for MCP-PMTs



**$\sigma \leq 100\text{ps} \rightarrow 1\%$  impact**







**$\sigma < \sim 50\text{ps}$  target**  
NOTE: this is single-photon timing, not event start-time “T<sub>0</sub>”

# TOP Overview/Design Constraints


- Must fit in a very crowded envelope

H ~ 7.1 cm  
D ~ 13cm (PMT incl.)



512 channel readout



# 2011-2012 Fermilab Beam Test



(Integrated Front-end)








# Fermilab Beamtest Prototype Lessons



1. ASIC configuration, sampling issues
2. Timebase stabilization (servo-loop)
  1. Firmware needed to be re-written
  2. Improved phase control
3. SCROD module (“final” form factor)
4. Better thermal management (85C redline ops)
5. HV divider redesign; packaging SL-10 into module by HPK/Nagoya
6. Demonstrate DSP (real time) data reduction
7. In-situ (on demand) calibration



# Rev. A2 board stack



# Items Prior to Production

- ✓ 1. ASIC configuration, sampling issues
- ✓ 2. Timebase stabilization (servo-loop)
  - 1. Firmware needed to be re-written
  - 2. Improved phase control
-  3. SCROD module (“final” form factor)
- ✓ 4. Better thermal management (85C redline ops)
- ✓ 5. HV divider redesign
-  6. Improved SL-10 electro-mech interface
- 7. Demonstrate DSP (real time) data reduction
- ✓ 8. In-situ (on demand) calibration



= **Demonstrated**



= to be done “pre-production”

# Items Prior to Production

✓ 1. A iTOP Final Electro-mechanical Packaging Task Force

✓ 2. T 20-21 March 2013 *Watanabe Hall*  
Pacific/Honolulu timezone

1. Overview
2. Scientific Programme
3. **Timetable**
- Contribution List
- Author index



3. S

✓ 4. B

✓ 5. H

6. I

✓ 7. E

8. In-situ (on demand) calibration

< Wed 20/03 Thu 21/03 All days >

Print PDF Full screen Detailed view Filter

08:00	Introductions / coffee/tea / Structure of this Task Force meeting 214, Watanabe Hall	VARNER, Gary 08:30 - 08:45
	Specifications/Constraints, missing Specifications 214, Watanabe Hall	08:45 - 09:00
09:00	PMT+filter optical coupling 214, Watanabe Hall	09:00 - 09:30
	PMT+filter mechanical support/alignment 214, Watanabe Hall	09:30 - 10:00
10:00	PMT electrical coupling (pins/sockets?) 214, Watanabe Hall	10:00 - 10:30
	Coffee Break (contingency) 214, Watanabe Hall	10:30 - 11:00
11:00	HV generation, cabling, mechanics and cooling	VISSER, Gerard


✓ = Demonstrated



= to be done “pre-production”



# Back-up slides




# Electronics Summary


- IRS3B working very well (only change is a possible method to reduce power-on current surge).  
No major problems Rev A2 boards
- Full TOP module worth of readout delivered for installation in Fuji Hall this week; integration with COPPER-based readout
- Meeting March 20-21 @ Hawaii: Final E-O-M
- Firmware piecewise working – needs to be integrated, debugged and commissioned (March)
- On schedule for April Cosmic Campaign Fuji Hall and definitive LEPS beam test in May

# IRS3B and Readout working well


IRS3B on eval board, Cal pulser




IRS3B on eval board, Timing via on-board Cal pulser



IRS3B on eval board, with bias2




IRS3B on eval board, Cal pulser delay scan



# iTOP Readout

8 COPPER

BLAB waveform sampling ASIC




8k channels

1k 8-ch. ASICs

$\leq 50\text{ps}$  single photon timing


64 SRM

Subdetector Readout Module



FPGA firmware consists of 3 parts:  
1) ASIC/ADC driver (common)  
2) Trigger feature extract (subdet. specific)  
3) Unified DAQ transport protocol

Digital control (SCROD)




64 SRM

Giga-bit Fiber Transceiver Links

COPPER

FINESSE

32 DSP FINESSE



Global Decision Logic

9 TRGmod



Clock/Event Timing Distribution


FTSW clock, trigger, programming

8 FTSW






# Improved packaging/thermal



About 31W per board-stack module

## Full TOP, measured numbers

Rbias+OP846	40W
ASICs	57.6W
SCRODs	11.2W
HV	13.6W
Total	122.4W





May be possible to tune biases lower

# Firmware Development Status

Carrier 02  
(top)

Interconnect  
Rev. A (mid)

SCROD A2  
(bottom)




Firmware v.2  
(ROI, full board-stack)

IRS3B firmware  
(Eval Board)

Firmware v.3  
(IRS3B, ROI, full board-stack)


# Further Improved Thermal



Standard wedge-locks too thick, but  
some type of spring strip might work

4x modules  
(512 channels)

# Fuji Hall Backend Data Flow



Pacific Northwest

# Status of KEK-delivered Readout

- 62 of 64 IRS3B ASICs verified; all channel 1 see calibration input signal (1 AMUX problem? other is likely configuration debug). 512 channels of heat-sink packaged readout in Fuji Hall
- Having programmable control over fine timing adjusts permits automated scans of parameters
- A few minor issues with I<sup>2</sup>C addressing and external DAC bypassing – all have straightforward, work-arounds