



mTC-CAJIPCI


Sergey Negrashov, Stefanie Smith

Phys 476 - UH Manoa Physics department

May 8, 2012




- 1 Motivation
- 2 Specifications
- 3 Board Layout
- 4 PLL
 - CDCE62005
 - Power Decoupling
 - Impedance Matching
 - Loop Filter
 - Stencil
- 5 Firmware







Motivation:

- Provide a sampling clock for the frontend.
- Simplify debugging of the frontend.
- Act as a level two trigger and allow for external trigger.






mTC-CAJPCI Block Diagram.







- 5 outputs, 2 inputs.
- up to 1.175 GHz output frequency.
- simple control via SPI bus.





128Mhz HS-LCPECL Output






300 mA power draw per channel.







$$Z_d = \frac{120}{\sqrt{\epsilon_r}} \ln \left(\frac{1.9(2h+t)}{(0.8w+t)} \right) \left(1 - 0.347 \exp \left(-2.9 \frac{d}{2h+t} \right) \right)$$

- FR4 insulator
- 1oz copper
- 6 mil trace and spacing
- $h=12$ mil








Closed loop filter response.



Dashed lines show external components.







Questions?

