



Energy Spectrum to Oscilloscope Project (e-STOP)



Igal Jaegle

Jared Yamaoka




8 Dec. 2011

D³ micro




- ✦ **Pulse height spectrum** caused by radio active decays to **characterize detector** (pulse height \propto energy)
- ✦ **Detector Gain**
- ✦ **Energy Resolution**
- ✦ Move from commercial to **custom (e-STOP) system**.
- ✦ PC free system


D³ micro



- ✦ Pulse high spectrum characterize detector
- ✦ Detector Gain
- ✦ Energy Resolution
- ✦ Move from commercial to
- ✦ PC free system



Detector




PMT

NaI(Tl)



**^{60}Co
1 μCi**





- ✦ eV photons collected by a photon convertor with a certain QE
- ✦ electron signal amplify by 10's of 1000 times

Specification

- ✦ Scintillator Info: NaI(Tl)
 - ✦ Pulse width **~1 μ s**
- ✦ Amplify the **PMT output**
 - ✦ Photon eff.
 - ✦ PMT Pulse Height **~400 mV**
 - ✦ Digitize voltage **~10 V**
- ✦ **Event Rate: ~100 Hz**
- ✦ **Desired energy resolution < 10%**

Components



FPGA

- ✦ **Wilkinson ADC (12 bit)**


- ✦ S/H stores the **peak value of pulse**.
- ✦ Ramp time counted with FPGA clock

- ✦ **Hardware Histogram (12 bit)**


- ✦ Each ADC value mapped to one memory address. (ie **Each memory address is one "bin"** and its value is incremented for each instance.)

- ✦ **Read out** all addresses **periodically** to DAC.


Schematic



Schematic



FPGA



Summary

- ✦ Cool project, learned a lot
- ✦ Analog part works fine.
- ✦ FPGA firmware still needs work
- ✦ Need to implement DAC/Oscilloscope.
- ✦ Finish Soon.