

# SOI technology and study on its dose effect

31 Oct., 2006

Hirokazu Ishino

(Tokyo Institute of Technology)

for SOIPIX group

# SOIPIX group

## KEK Detector Technology Project : [SOIPIX Group]

Y. Arai<sup>(\*)</sup>、Y. Ikegami、Y. Ushiroda、

Y. Unno、O. Tajima、T. Tsuboyama、

S. Terada、M. Hazumi、H. Ikeda<sup>A</sup>、

K. Hara<sup>B</sup>、H. Ishino<sup>C</sup>、T. Kawasaki<sup>D</sup>、H. Miyake<sup>E</sup>

G. Varner<sup>F</sup>、E. Martin<sup>F</sup>、H. Tajima<sup>G</sup>、

M. Ohno<sup>H</sup>、K. Fukuda<sup>H</sup>、H. Hayashi<sup>H</sup> H. Komatsubara<sup>H</sup>、J. Ida<sup>H</sup>

KEK、JAXA<sup>A</sup>、U. Tsukuba<sup>B</sup>、TIT<sup>C</sup>、

Niigata U.<sup>D</sup>、Osaka U.<sup>E</sup>、U. Hawaii<sup>F</sup>、SLAC<sup>G</sup>、

OKI Elec. Ind. Co.<sup>H</sup>

<http://rd.kek.jp/project/soi>

<sup>(\*)</sup>: contact person


Financial Support by KEK Detector Technology Project

# Motivation


- ◆ Vertex detectors play an essential role in particle physics
  - ❖ precise decay position measurements of the heavy quarks and leptons
- ◆ Silicon On Insulator (SOI) is one of the techniques usable for future high energy experiments, space experiments and medicine.
  - ❖ no bump bonding
  - ❖ high resistive substrate for radiation detection and low resistive silicon layer for transistor formation; two silicon layers are separated by SiO<sub>2</sub> Buried Oxide (BOX)
  - ❖ can be very thin

# Characteristics of the SOI transistors

- radiation hard
  - ◆ no parasitic PNPN structure, therefore no latch-ups.
  - ◆ thin active transistor, i.e. insensitive to SEU
- high speed and lower power consumption



# SOI pixel detector design




# Overview of our SOI

- Fully-Depleted CMOS SOI fabricated by OKI Electric Industry Co. Ltd.
  - commercial technology with 150nm rule
  - thin Si layer (~20nm) + metal gate
- OKI adopts Unibond wafers from SOITEC, France
  - Top Si: Cz,  $\sim 18\Omega\text{cm}$ , p-type,  $\sim 40\text{nm}$  thickness
  - Buried Oxide (BOX): 200nm thickness
  - handle wafer: Cz, high-resistive with  $> 1\text{k}\Omega$ 
    - no type assignment, however, identified by I-V measurements, shown later.
    - original thickness  $650\mu\text{m}$ , thinned to  $350\mu\text{m}$  and plated with Al (200nm).


# SOI wafer production (UNIBOND™, SOITEC)

- ① Initial silicon wafers A & B
- ② Oxidation of wafer A to create insulating layer
- ③ Smart Cut ion implantation induces formation of an in-depth weakened layer
- ④ Cleaning & bonding wafer A to the handle substrate, wafer B
- ⑤ Smart Cut - cleavage at the mean ion penetration depth splits off wafer A
- ⑥ Wafer B undergoes annealing, CMP and touch polish => SOI wafer complete
- ⑧ Split-off wafer A is recycled, becoming the new wafer A or B







# Diode TEG

Metal contact & p+ implant



# I-V characteristics of the handle wafer




substrate is N-type  $\sim 700 \Omega\text{cm}$   $\sim 6 \times 10^{12} \text{ cm}^{-3}$

# SOI TEG submitted in 2005

- $2.5 \times 2.5 \text{ mm}^2$  Chips
  - Transistor
    - p-MOS and n-MOS transistors of different parameters
    - the characteristics are measured
    - radiation test has been performed -> **this talk**
  - Circuit
    - preamp, Q2T etc.
  - Strip
    - Silicon strip sensor for studying its basic performance
  - pixel
    - $32 \times 32$  matrix of  $20 \times 20 \mu\text{m}^2$  pixels
    - correlated double sample circuit
      - reset -> integrate -> readout


Next speaker

# Pixel TEG



## proton irradiation test of the transistor TEG

- 70MeV proton beam irradiation to the transistor TEG
  - CYRIC @ Tohoku U.
- up to  $8 \times 10^{14}$  p/cm<sup>2</sup>
- three different types of transistors are mounted.
  - HVT, LVT, I/O
  - NMOS and PMOS



Transistor	Basic Logic HVT	Low V <sub>TH</sub> LVT	I/O IO
V <sub>DD</sub> [V]	1.0	1.0	1.8
Gate Length [ $\mu\text{m}$ ]	0.14	0.14	0.30
Gate Oxide [nm]	2.5	2.5	5.0
V <sub>TH</sub> [V]	0.4	0.2	0.5


# Matrix of the transistors



Fig.2 Transistor Matrix Circuit

# proton irradiation test to the transistor TEG chip


- Total dose effect
  - positively charge trap in buried oxide (BOX)
  - changes the threshold voltage of the transistor
  - increases the leakage current of NMOS transistors



Ref. IEEE Trans. on Nucl. Sci. Vol. 35, p.1529, 1988

# Threshold shifts of the transistors


NMOS



PMOS

Y.Ikegami et al.

L/W




$$\Delta V_T \sim -0.1V$$

for NMOS(LVT), PMOS(LVT, HVT)

$$\Delta V_T \sim -0.2V$$

for NMOS(HVT)



# Leakage current of the transistors



Leakage currents were found to be

- $\sim 100\mu\text{A}$  for (LVT, HVT) Gate length =  $0.15\mu\text{m}$
- $\sim 30\mu\text{A}$  for (LVT, HVT) Gate length >  $0.15\mu\text{m}$

# Back gate bias compensation



-23V back gate bias compensates the threshold voltage shift

## 5. Next Submission Plan

Next submission is our own **Multi Project Wafer** run.

Design Dead line ~ Dec. 5

Chip Delivery ~ End of Next March

***!! Space is still available !!***

***2.5 x 2.5 mm<sup>2</sup> space ~ \$18k***




## Summary


- We have started R&D for the SOI detector with OKI Elec. Ind. Co.
- 2.5 x 2.5 mm<sup>2</sup> TEG chips have been fabricated
  - transistor, circuit, strip and pixel
- transistor TEG chip was irradiated by the proton beam up to  $8 \times 10^{14}$  p/cm<sup>2</sup>
  - threshold shifts of -0.1~-0.2V
  - leakage current of NMOS increases by 30~100μA depending on gate length.
  - the back gate bias reduces the threshold voltage shift.
- New submission on Dec., 2006

backup

# Pixel TEG



# Pixel layout



Window for Light  
Illumination  
 $(5.4 \times 5.4 \mu\text{m}^2)$


p+ junction

Storage Capacitance  
(100 fF)



# Pixel IV character

$V_{\text{break}} \sim 100 \text{ V}$

Hot Spot observed with infrared camera



$I = 40 \mu\text{A}$ ,  $T = 1 \text{ min}$



corner of the bias ring

→ Smooth the corner and move the ring inward at next submission.

