## **TOP Feature Extraction**

#### **Progress Updates and Plans**

#### **Harsh Purwar**

University of Hawaii at Manoa, Honolulu, HI, USA

TOP Feature Extraction Group Meeting May 19<sup>th</sup>, 2025

#### **Project status**

- Recently finished testing 2<sup>nd</sup> version of TOP Feature Extraction at UH.
- Successfully tested version 1 at KEK (with 1 TOP FEE, s09a).
- Yet to test version 1 with all TOP FEEs to check if there is any significant impact on performance.
  - Powered up all the TOP FEEs connected to rtop1 this morning.
- Almost finished the script for reading pedestals in parallel from all TOP FEEs.

#### • Next steps:

- Test version 1 at KEK with full TOP setup
- Help Shahab test out version 2 at UH
- Test version 3 at KEK

## TOP Feat Ext – Tests at KEK

Version 1

- No pedestal subtraction
- Single TOP FEE

## Preparations for testing TOP FE at KEK

#### (version 1 – no pedestal subtraction)

- To not disturb the existing TOP/DAQ setup, for testing TOP FE I made the following changes...
- Minor modifications made in the pcie40\_software + TOP FE code (v1):
  - Branch: top-feature-extraction-kek-v1
  - Why?
    - Slightly different RL-9 OS/kernel versions
    - No need to fake the SCROD ID at KEK
    - Have a different IPC socket for testing purposes
- Compiled **basf2** on *rtop1* and *rtop2* with minor modification:
  - daq/rawdata/modules/src/DeSerializerPC.cc Turn on NO\_DATA\_CHECK flag
- Compiled daq\_eb (sw event builder) on *rtop1* and *rtop2* with minor modifications:
  - Using IPC socket: /tmp/pcie40\_roproc\_test for my tests
  - Similarly, using separate files for eb status/stats
  - Listening port was also modified to 5109

#### **Testing procedure**


- 1. Power-cycle & Configure TOP BS (one or more at a time) with firmware: 8C-93/84-23
- 2. Prepare TTD with:

ttaddr -65 -c; ttaddr -65 -a; ttaddr -65 -m ttaddr -65 -u pcie40b,s09a

- 3. Enable PS-bypass mode: pcie40\_regconfig --ch 0 --fee32 -w 0x4EF 0x1
- 4. Start calibration pulser with: ssh topslc01 ssh pulser bash set5kHz.sh
- 5. Start eb0\_for\_pcie40 with: eb0\_for\_pcie40 -1 5109 -i 1 -u /dev/shm/eb0\_up\_test -d /dev/shm/eb0\_down\_test
- 6. Start basf2 for dumping data to file with: basf2 ~/RecvStream1.py -o ~/test.sroot 0 5109 temp
- 7. Start DAQ software with: pcie40\_ulreset; sweb\_receiver 0x03000002
- 8. Start issuing triggers with: resetft -65; trigft -65 aux 50000

### Comparison with expected results

#### Version 1 – No pedestal subtraction



## More tests planned for later today

Version 1

- All TOP FEEs connected to rtop1/rtop2
- Performance impact with the full setup

# TOP Pedestal data RO

Using sweb\_receiver

#### Reading pedestal data from TOP FEE

- Power-cycle TOP BS with firmware: 8C-93/82-23
- Configure it. This reads in new pedestals and saves it to the SCROD memory
- Enable sending pedestal data from SCROD memory to PCIe40 via b2link:

pcie40\_regconfig --ch \_\_\_ --fee32 -w 0x182D 0x4

• Prepare PCIe40 to read data with ID for TOP 0x03000001

sweb\_receiver 0x03000001

• Start software event builder with,

eb0+1tx\_for\_pcie40 -l **5101** -i 1

• Start basf2 to incoming read data from the IPC port (5101)

basf2 RecvPeds2Root.py -o testPed.sroot 0 5101 temp

• Send FTSW triggers (local): *num trig out* > 8192

trigft -13 pulse 2000 8400

Combined all these steps into a single bash script


Plan to integrate this in TOP Power-cycle and Config GUI


#### New unpacker for pedestal data


- Previously the pedestal data used to be unpacked with the peddump.c code
- This expects the file has only the B2Link header, footer and pedestal data.
- Don't know how to remove PCIe40 header/footer from within basf2, so instead I wrote a small unpacker for pedestal data in python, works fine.
- Steps (1-3 included in the bash script):
  - 1. Read pedestals from TOP FEEs and dump them in a root file.
  - 2. Then convert root to binary file/format.
  - 3. Run python unpacker to unpack and dump these into a txt & binary file.
  - 4. Use one of the 2 files to read pedestals and do feature extraction.
- Running with multiple BS have some inconsistent behavior, will try to debug and fix this.
- Also, need to slightly modify the python unpacker to correctly unpack pedestal data from multiple FEEs.


## Pedestal values for BS-3 (UH)


#### BS-3 $\rightarrow$ ch 7 $\rightarrow$ SCORD ID: 7





















RMS - carrier 1 asic 3









1000






### Pedestal values for BS-3 (UH)


BS-3  $\rightarrow$  ch 7  $\rightarrow$  SCORD ID: 7





### Pedestal values for BS-5 (UH)


BS-5  $\rightarrow$  ch 11  $\rightarrow$  SCORD ID: 100













RMS - carrier 1 asic 2




- 1000

- 1000



RMS - carrier 1 asic 3


RMS - carrier 2 asic 3




RMS - carrier 3 asic 1

ADC


0 1 2 3 4 5 6 7 Channel





### Pedestal values for BS-5 (UH)

BS-5  $\rightarrow$  ch 11  $\rightarrow$  SCORD ID: 100




# Thank you for your attention.

Any questions/comments?


## **Backup slides**

### Upgrade of TOP Test Bench at Varner Lab

- Until now, the fast pulser was not synchronized with the FTSW (or triggers)
- This injected pulses randomly provided a more realistic scenario
- After the upgrade, we can now sync pulser and FTSW triggers, and this ensures hits in every event
- We could still inject pulses randomly
- Current default is ~25% occupancy (hits in 2 out of 8 channels)
- Possible to run at full occupancy as well.



### B2L, HSLB, COPPER/PCIe40 data formats



#### Raw data format

#### **Note:** Hit header bits 3, 4, 5 and 6 are always 0.

31	30		28	27	26	25	24	23	22						16	15			12	11	10	9	8	7	6	5	4	3	2	0	_
											0											Nex	tEvent	ype		Pe	ndingE	ventCo	unt		EventHeader
														E	ventNu	mber															Concatenator header 1
															CTim	e															Concatenator header 2
							timeou	tMasks															asicM	asks							Concatenator header 3
							Frame	e9Cnt											0x0	00						Pe	ndingE	ventCo	unt		Concatenator header 4
	LostTr	rgCnt		Carr	rierN	IRS	x_ID											Loc	alEven	tNumb	er										ASIC HEADER 1
		Hi	stMaske	dWindo	ows			0					Ţ	TrigPos						Carr	ierN	IRS	K_ID	0	0			Numbe	rOfHits	5	ASIC HEADER 2
							N_Sar	nples										0			N_	Windo	ws	0	(Jarr	ierl <mark>()</mark>	()RS	x_ID		Channel	HIT HEADER
0			StartS	ample						L	gicalW	in							0							Ph	ysical	Vin			Window HEADER 1
	0	)							Hi	ADC							ò								LoA	DC					HIT DATA
																															HIT DATA
	0	)							Hi	ADC							Ó								LoA	DC					HIT DATA
	· · ·						· · · ·								0x6c617	7374															ASIC FOOTER
	· · ·						· · ·																								next ASIC data
							· · · ·								0xabcd1	1234															Concatenator footer

### **TOP Production Data Format**

#### Production Debugging 4.1

2.2	Belle 2 TOP Data Format (Pi	roduction Data)										
Note that the da	ta listed below does NOT in	clude protocol headers; trigger	type, ctime, ut	ime, and trgta	ıg are inclu	ded in Belle2Link h	eaders.					
		Bi									= status bits	
Word	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16	15 14 13 12	11 10 09 08	<b>3 07 06 0</b>	5 04 03 02 01 00					= reserved (0 fo	r now)
0	Type (=0x04)	Version (=0x01)	0xA		SCROD	-	N/A					
1		umWordsBonus	Phase(0-8)		NumWord	sCore					= unsigned	
	SKI RSVD(0000)	ctime (11 LSBs)			Counter						= signed	
3	ASIC Masks (Timeout	Masks   Register Masks)	eventQue	eueDepth	eve	ntNumberByte						
4	Carr IRSX Channel	Window	0xB	tFine	WF H/S	Heap Window		Naveform Flag	Heap/Stack Flag			
5		vPeak	Integral				1			Sum of	all 16-bit values	in "hit header" = 0x000
6		vRise0			vRise1		1					
/		vFallO			vFall1		1					
8	SampleRise	dSampPeak dSampFall		Header	Checksum		1					
N*(5+EXTRA)+4	SD, turns	Slow data	••	101		Nhits	N		"1 0 1 x" = 0xC or 0xD			
N'(S+EXTRAJ+4	SD_type	RAW HITS API		101		NNITS	N					
	Event size = (N*5+2) * 4 byte			05								
	EVENT SIZE = (IN S + Z) + Byte	at 30 kHz trigger rate,							Slow data types			
	8000 is max words		1113 51763 11.0	, 1415/5					Slow data types			
		one, max is (13*MAX_HITS) = 3	328						5 FPGA temperatu	ures		
		, so we should hae 13 bits rese		Per raw hit. w	e have 18	words, so we can d	o a max	of 259 word				
	a on maximum number of hi								1 Humidity sensor			
**Waveforms at	the very end. Start with so	me kind.	https://ww	w.phys.hawaii	i.edu/repo	/belle2/itop			24 FPGA power val			
***Waveform he	eader, waveforms, waveform	n footer.							10 FW/SW versions	s		
									128 Trigger scalers			
									1 pedestal measu	rement (	10-bin average)	
									178 subtotal			