TOP Feature Extraction Progress Updates & Plans

Shahab Kohani

Harsh Purwar

PCIe40 Testing at UH

- Multiple issues with reading the data and modifying the PS bypass register during the week.
 - Currently working fully on Harsh's account.
 - PS bypass register can't be modified on my daqupsvr account.
- Wrong Endian data inside the PCle40. Harsh wrote the function "swapEndian()" which must be used for both unpacking and packing of each individual word.
- Multiple issues found in the packer logic.
 - Missing output write lines
 - Attempting to overwrite the input data in case of pedestal bypass waveform writing to output.
 - Made modifications to fix which should be tested later today.

Data format

- Some clarification/confirmation needed:
 - Production Debugging 4.1 is used for waveforms.
 - Type 0 version 16 data used at KEK. Version 16 is the same as Production Debugging 4.1/ TOPunpacker code seems to confirm.
 - Integral is not calculated in TOP firmware. Is this needed?
 - Phase is set to zero. Looks like it reaches zero when reprogramming the BS. Expected behavior?
 - Raw Hits will include window header(s) and waveforms (17 or 18 words)


														Bi	ts																	
Word	31 30	29	28	27	26	25 2	24	23 2	2 2	21 20	19	18	17	16	15	14	13	12	11	10	09	08	07	0	6 05	5	04	03	02	01	00	Н
0		Type (=0x04) Versi						ersior	n (=C	x01)				0x	Α							SCR	ROD_	ID)					N/		
1	EXTI	RA					Nur	nWor	dsB	Bonus					Phase(0-8)					Nur	m۷	Vord:	sC	ore								
2	SKI F	RSVD(0000) ctime (11 LSBs) Revo9 Counter																														
3	ASIC Masks (Timeout)					ιtΜ	Masks Register Masks)					eventQueueDepth						eventNumberByte														
4	Carr	IF	RSX	Cł	nanne	el				Wind	ow					0x	В			tFi	ine	WF H/S Heap Window					1					
5								vPeak				Integral								1												
6								vRis	se0														١	vRi:	se1							:
7								vFa	II0														,	vFa	111							:
8	SampleRise						dSampPeak dSampFall				II	HeaderChecksum											1									
N*(5+EXTRA)+4		SD_type							Slow data									1	0	1					N	hits					N	
RAW HITS APPENDED HERE.																																

Updating SVN repo fails on TOP pocketdaq

- Vasily updated the SVN with the new FW version (SCROD PL 0x8C) with new TOP header.
- Issue:

```
[harsh@pocketdaq uh-svn-repo]$ svn up
svn: OPTIONS of 'https://www.phys.hawaii.edu/repos/belle2/itop/electronics': SSL
handshake failed: SSL alert received: Handshake failed (https://www.phys.hawaii.edu)
```

• Temporarily, I hope I can download the files over the web (need access!), required for TOP feature extraction tests or if someone with access (Matt, Vasily) could send it to me, that would work as well.



Using fast pulser to trigger FTSWs

Higher occupancy

- The current setup at UH has a fast pulser that generates pulses that mimic a hit.
- However, this pulser is not in sync with the FTSWs. Thus, we randomly feed in the pulses from this pulser to the TOP BS, so some events have hit, some don't more realistic scenario, I guess.
- If we could use the pulser to trigger FTSWs we expect to have all events with hits *higher occupancy*.
- Matt mentioned after the last meeting that he may have a board that could allow us do this using the AUX port of the primary/TOP FTSW (0x81/0x13).

Register access issue

Resolved!


- It has been observed in the past that at times TOP PS bypass register (0x4EF) fails:
 - to enable PS bypass mode (likely a register write access issue)
 - to readback the correct value (PS bypass is enabled but the register reads back the old value)
- I carried out a few careful tests using the two boardstacks (bs3, bs5).
- I power-cycled these, reloaded the TOP firmware (8A-93/82-23), configured the BS all this worked as expected.
- I then read/write the register 0x4EF a few times and it seems to work perfectly fine.
- Shahab's account on TOP pocketDAQ was missing some crucial files and this was fixed few minutes back.

Plan for this week

- Wrap up the implementation of TOP Feature Extraction, version 1 enters testing phase, hopefully today.
- Yet to do for version 1:
 - Formatted output data words (header + data + raw waveforms) should be according to the actual TOP data format (Production debugging 4.1?) to be confirmed with Kurtis/Vasily
 - Some debugging and final checks before testing.
- Testing phase plan:
 - Compare the output data format/words for a few events, manually.
 - Save several events (1M/10M) to file, run basf2 unpacker to check for errors.

Thank you for your time & valuable inputs!

Little and Big Endian



TOP Production Data Format

Production Debugging 4.2

2.2	Belle 2 TOP Data Format (I	Production Data)									
Note that the d	ata listed below does NOT i	include protocol headers; trigger	type, ctime, u	utime, and tro	gtag are	included in Belle2Link he	ader	s.			
		Bi	its							= status bits	
Word	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16	15 14 13 1	2 11 10 09	08 07	06 05 04 03 02 01 00	Hit			= reserved (0 for i	now)
0	Type (=0x04)	Version (=0x02)	0xA		SC	ROD_ID	N/A				
1		NumWordsBonus	Phase(0-8)		Num	WordsCore				= unsigned	
2	SKI RSVD(0000)	ctime (11 LSBs)		Revo	o9 Cour	ter				= signed	
3	ASIC Masks (Timeou	ıtMasks Register Masks)	eventQ	ueueDepth		eventNumberByte					
								SB: Straddle Bi	t		
4	Carr IRSX Channel	Window	0xB	tFine		SB Integral	1	WF: Waveform	Flag		
5	,	vPeak	H/S Heap	Window 1	H/5	Heap Window 0	1	Heap/Stack Fla	gs, per Window	Sum of all 16-bit values in	"hit header" = 0x000
6		vRise0			vRise1		1				
7		vFall0			vFall1		1				
8	SampleRise	dSampPeak dSampFall		Heade	erCheck	sum	1				
									"1 0 1 x" = 0xC or 0xD		
N*(5+EXTRA)+4	SD_type	Slow data		1 0 1		Nhits	N				
		RAW HITS API									
	Event size = $(N*5+2)*4$ by										
		at 30 kHz trigger rate,	this gives 11.	.67 Mb/s					Slow data types		
	8000 is max words										
		alone, max is (13*MAX_HITS) = 3							5 FPGA temperat		
		72, so we should hae 13 bits rese	rved for it?	Per raw hit,	, we hav	ve 18 words, so we can do	a ma	ax of 259 word			
	ca on maximum number of h	•	1 //			/ // // // //			1 Humidity senso		
	t the very end. Start with so		https://w	ww.phys.haw	/aii.edu	/repos/belle2/itop			24 FPGA power va		
***Waveform h	neader, waveforms, wavefor	rm footer.							10 FW/SW version	ns	
									128 Trigger scalers	. (40.1:	
									1 pedestal measu	urement (10-bin average)	
									178 subtotal		
									1/8 Subtotal		

TOP Production Data Format

Production Debugging 4.1

2.2	Belle 2 TOP Data	Format (Pr	oduction Data)											
Note that the a	data listed below d	loes NOT inc	clude protocol he	eaders; trigger	type, ctime,	utime, and tro	gtag are incl	uded in Belle2Lin	k heade	ers.				
					its								= status bits	
Word	31 30 29 28 2					12 11 10 09							= reserved (0 for now	/)
C	. , \ -		Version	(=0x01)	0xA		SCROD		N/	/A				
1	EXTRA		umWordsBonus		Phase(0-8		NumWor	dsCore					= unsigned	
	2 SKI RSVD(0000)		ctime (11 LSB	,			o9 Counter						= signed	
3	ASIC Mask	s (Timeouti	Masks Register	Masks)	event	QueueDepth	eve	entNumberByte						
	l C IDCY	N	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		2.0		10/F 11/6	11			V (
	Carr IRSX C	nannel	Windo vPeak	ow .	0xB	tFine	WF H/S	Heap Window			Vaveform Flag Heap/Stack Flag	C	6 11 1 C - 14 - 1 1 1 1 - 1 - 1 - 1	:t
5			vPeak vRise0				ntegral vRise1		1			Sum oj	f all 16-bit values in "h	it neader" = UXUUU
-	7	vriseu vFall0					vRise1		1					
	Sample	Pico	dSampPeak	dSampFall		Hoad	erChecksum		1					
	Samplei	\ise	изапіргеак			Head	erchecksun			L	"1 0 1 x" = 0xC or 0xD			
N*(5+EXTRA)+4	4 SD_typ	ne		Slow data		1 0 1		Nhits	N	u .	1017 - 076 01 079			
(312/(10/))	- 3D_ty	,,,		RAW HITS API	PENDED HER			Territos		•				
	Event size = (N*5	+2) * 4 bvte		event with 20										
				Hz trigger rate,							Slow data types			
	8000 is max wor	ds		,										
	NumWordsCore	from hits ald	one, max is (13*I	MAX_HITS) = 3	328						5 FPGA temperat	ures		
	Max remainder t	hen is 4672	, so we should ha	ae 13 bits rese	rved for it?	Per raw hit	, we have 18	words, so we ca	n do a r	max d	of 259 word 9 board tempera	tures		
*Check with Lu	ca on maximum n	umber of hi	ts per channel.								1 Humidity senso	or		
**Waveforms a	at the very end. St	art with sor	me kind.		https://	www.phys.haw	/aii.edu/rep	os/belle2/itop			24 FPGA power va	lues		
***Waveform l	**Waveform header, waveforms, waveform footer.										10 FW/SW version	ıs		
											128 Trigger scalers			
											1 pedestal measi	ırement	(10-bin average)	
											178 subtotal			